DESIGN AND IMPLEMENTATION OF AN PID CONTROLLED EFFICIENT BUCK-BOOST CONVERTER USING INTERLEAVED TOPOLOGY

Santhanagopalan.A,
Final year EEE, Saranathan College of Engg, Venkateswara Nagar, Trichy – 12.
santoap93@gmail.com

Abstract—A DC-DC converter is of great importance in the field of sustainable energy. This paper deals with the Buck-boost converter which converts a DC voltage to a higher value (step up) and also to a lower value (step down). But due to various switching losses, conduction losses across the passive elements, there is a reduction in efficiency which deteriorates the converter performance. Thus to avoid a Interleaved topology is employed. Where two buck-boost converters operate in parallel and reduce the switching stress and reduce the ripple content of the input current as the switches operate 180° out of phase. Thus this paper analyses the efficiency and the output values of both Buck-Boost and Interleaved Buck-Boost converter and the results are simulated with the help of MATLAB / SIMULINK environment.

Keywords: Buck-Boost converter; Interleaved Buck-Boost converter; Efficiency; Ripple cancellation.

1. INTRODUCTION

A suitable DC-DC converter is required for designing high efficiency power systems. Among the various topologies, Interleaved buck-boost converter is considered as a better solution for high power systems due to improved electrical performance, reduced weight and size. Detailed analysis has been done to investigate the benefits of interleaved buck-boost converter compared to the conventional buck-boost converter topologies.

Due to the current handling limitation of single switch, the output power is small, typically tens of watts. At a higher current, the size of these components increases, with increased component losses, and the efficiency decreases. The simplest way of describing a interleaved converter is to see it as consisting of several power stages (converter “phases”) with inputs parallel and drive signals shifted to ensure uniform distribution over a switching period.

In pratical case there will be formation of harmonics and current ripples and voltage losses along the passive elements of the power converter. Hence the pratical values will be lesser than the calculated one. These losses can be reduced by using interleaved topology. Where the gate pulses to the transistors in parallel with the inductors are 180° out of phase with each other with the same frequency thus the ripples in the input inductor current will get reduced. And thus the efficiency of

2. BUCK-BOOST CONVERTER

Buck-Boost converter belongs to the family of basic power conversion topologies (the other two being buck and buck-boost derivative). The schematic diagram of buck-boost converter is shown in Fig. 1. Buck-Boost converters are probably the most versatile paths to sustainable energy power converters today. It is typically used when output voltage can be made either higher or lower than the input voltage. It uses only one switch, employing only one stage conversion, and requires inductors and capacitors for energy transfer. It provides output voltage of reverse polarity. Hence care must be taken by switching the terminals while using the converted power for practical applications.

The relationship between the input voltage and the output voltage is

\[ V_o = \frac{-V_i d}{1-d} \]  \hspace{1cm} (1)

Where \( d = \frac{T_{on}}{T} \) is the duty cycle ratio. \( T_{on} \) is the time of the semiconductor switch and \( T \) is the switching period. In continuous current mode of conduction the selected value of inductance should be greater than the critical value of the inductance \( L_c \). The value of inductance \( L \) and capacitance \( C \) can be found by [1]:

\[ \Delta I = \frac{V_i d}{fL} \]  \hspace{1cm} (2)
\[ \Delta V_o = \frac{L d}{fC} \]  \hspace{1cm} (3)

Where \( \Delta I \) is the ripple current, \( \Delta V_o \) is the ripple voltage, \( f \) is the switching frequency, \( L \) is the filter inductance and \( C \) is the filter capacitance of the circuit.
3. INTERLEAVED BUCK-BOOST CONVERTER

Due to the current handling limitation of single switch, the output power is small, typically tens of watts. At a higher current, the size of these components increases, with increased component losses, and the efficiency decreases. The simplest way of describing an interleaved converter is to see it as consisting of several power stages (converter "phases") with inputs and outputs connected in parallel and drive signals shifted to ensure uniform distribution over a switching period.

4. DESIGN CONSIDERATIONS

For designing the interleaved buck-boost power converter, we must choose the appropriate value for the inductor and capacitive filter used whose value is given by,

\[
L_1 = L_2 = \frac{I_{\text{avg}}}{f_{\text{avg}}} \tag{4}
\]

\[
C = \frac{I_{\text{avg}}}{f_{\text{avg}}} \tag{5}
\]

Table 1. Design parameters of Interleaved Buck-Boost Converter

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Values</th>
</tr>
</thead>
<tbody>
<tr>
<td>Input voltage (V_i)</td>
<td>10 V</td>
</tr>
<tr>
<td>Output voltage (V_o)</td>
<td>15 V</td>
</tr>
<tr>
<td>Output power (P_o)</td>
<td>25 W</td>
</tr>
<tr>
<td>Ripple voltage (\Delta V)</td>
<td>0.017</td>
</tr>
<tr>
<td>Ripple current (\Delta I)</td>
<td>4.645</td>
</tr>
<tr>
<td>Inductor (L_1 = L_2)</td>
<td>52 \mu F</td>
</tr>
<tr>
<td>Output capacitance</td>
<td>2.5 mF</td>
</tr>
<tr>
<td>Resistance (R_3)</td>
<td>9 \Omega</td>
</tr>
<tr>
<td>Duty ratio (d)</td>
<td>60 %</td>
</tr>
</tbody>
</table>

In practical case, there will be formation of harmonics and current ripples and voltage losses along the passive elements of the power converter.

Hence the practical values will be lesser than the calculated one. These losses can be reduced by using interleaved topology. The inductor and capacitor values of the interleaved buck-boost converter are derived from equation (2) and (3).

4. SIMULATION RESULTS AND DISCUSSION

The proposed interleaved buck-boost converter is simulated using MATLAB / SIMULINK as shown in Fig. 3. The ultimate aim is to achieve a ripple-free high efficiency buck-boost converter operation. Where the gate pulses to the transistors in parallel are 180° out of phase with each other with the same frequency thus the ripples in the input inductor current will get reduced. The interleaved buck-boost converter is designed using Table II. The designed DC-DC converter simulated using Matlab is depicted in Fig. 3. Input inductor current L1 and L2 are given in Fig. 4. The MOSFETs are operated by 180° out of phase, the ripple present in the current are eliminated. The current from the inductors are out of phase with each other, hence 3rd order harmonics present in the current are eliminated. Hence the small value of capacitor is enough to eliminate the rest of the harmonics present in the load current.

The output voltage response of the buck-boost converter and interleaved buck-boost converter are given in Fig. 5. Both the circuits are simulated with the input voltage of 10 V and the duty cycle of the pulse given to the switches is 60 %. The obtained output voltage of the buck-boost converter is only 13.6 V, but the output voltage of the interleaved buck-boost converter is 15.05 V. Similarly, the Output Current for the Buck-Boost converter is only 1.51 A but it is 1.66 A in the case of an
Interleaved Buck Boost converter, which shows that there is an improved efficiency.

![Fig. 4 Input Inductive current ripple cancellation](image)

**Fig. 4 Input Inductive current ripple cancellation**

Both the converter output consists of peak overshoot. This ripple cancellation helps to reduce the voltage drop and increase the output voltages in the conventional and interleaved Buck-Boost converter.

5. EFFICIENCY ANALYSIS

The efficiency calculation of the Buck-Boost and the interleaved Buck-Boost converter are given below: The equations corresponding to the calculations are,

\[
\text{Efficiency} = \frac{P_{out}}{P_{IN} + P_{S} + P_{I} + P_{d}}
\]  

(6)

The conduction loss \((P_{SC})\) and switching loss \((P_{sd})\) of the MOSFET are

\[
P_{SC} = R_s \times d \times (\frac{I_a}{1 - d})^2
\]

(7)

\[
P_{sd} = \frac{1}{2} f s v_i^2 I_L (t_{on} + t_{off})
\]

(8)

\[P_{S} = P_{SC} + P_{sd}
\]

(9)

Where, \(R_s\) is MOSFET ON resistance, \(t_{on}\) is the ON time of the switch, \(t_{off}\) is the OFF time of the switch, \(d\) is the duty ratio, and \(I_L\) is the current through an inductor.

The conduction loss in the inductor \((P_{L})\)

\[P_{L} = R_L \times (\frac{I_a}{1 - \delta})^2 \]

(10)

The conduction loss \((P_{cd})\) and switching loss \((P_{sd})\) of the diode

\[P_{cd} = R_D \times I_a^2 + VF \times I_a
\]

(11)

\[P_{sd} = \frac{1}{2} f s v_i^2 I_L (t_{on} + t_{off})
\]

(12)

\[P_{D} = P_{cd} + P_{sd}
\]

(13)

Where, \(VF\) is the forward ON Voltage, \(R_D\) is the Diode resistance, and \(I_a\) is the output current. Thus the input power

\[P_{IN} = P_{out} + P_{S} + P_{I} + P_{D}
\]

(14)

![Fig. 5. Output Voltage and Output current of the Buck-Boost and Interleaved Buck-Boost Converter](image)

**Fig. 5. Output Voltage and Output current of the Buck-Boost and Interleaved Buck-Boost Converter**

Efficiency graph for buck-boost and interleaved buck-boost converter is portrayed in Fig. 10. The efficiency of both the converters are calculated using the equation (14) to (22). The load resistance is varied from 1 Ohm to 9 Ohm; the corresponding efficiency values are plotted. For every load resistance value efficiency of the interleaved buck-boost converter is higher than the conventional buck-boost converter. Thus it is evident from the above graph that the interleaving technique improves the efficiency of the Buck-Boost converter by 2% to 6%. As it reduces the ripple and reduces the heat dissipation of the inductor used.
DESIGNING OF CLOSED LOOP PID CONTROLLER FOR INTERLEAVED BUCK-BOOST CONVERTER

For designing the closed loop PID controller for the converter state space modelling is done to determine the transfer function of the system and then by using Ziger Nicholas chart and Routh stability criterion the values proportional, Integral and Differential gains are determined and the stability of the controller is determined through MATLAB programs from which the closed loop is simulated by SIMULINK.

5.1 State Space Modelling

There are four modes of operation for an interleaved buck-boost converter based on the ON/OFF state of the switches. Since this design deals only with two switches there are four states of operation which are tabulated below

<table>
<thead>
<tr>
<th>Mode</th>
<th>Q1</th>
<th>Q2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>ON</td>
<td>ON</td>
</tr>
<tr>
<td>2</td>
<td>OFF</td>
<td>ON</td>
</tr>
<tr>
<td>3</td>
<td>ON</td>
<td>OFF</td>
</tr>
<tr>
<td>4</td>
<td>OFF</td>
<td>OFF</td>
</tr>
</tbody>
</table>

5.1.1 Mode 1: Q1 and Q2 ON

In mode 1 operation, both transistors Q1 and Q2 are ON and diodes D1 and D2 are reverse biased. The inductor stores the supplied energy \( \frac{1}{2} L I^2 \).

\[
\frac{dV_o}{dt} = \frac{V_o}{RC} \tag{17}
\]

The state space parameters for mode 1 are given by,

\[
A_1 = \begin{bmatrix} 0 & 0 & 0 \\ 0 & 0 & -\frac{1}{RC} \\ 0 & 0 & \frac{1}{RC} \end{bmatrix} \tag{18}
\]

\[
B_1 = \begin{bmatrix} \frac{1}{L_1} \\ \frac{1}{L_2} \\ 0 \end{bmatrix} \tag{19}
\]

5.1.2 Mode 2: Q1 OFF, and Q2 ON

In mode 2 the transistor Q1 is OFF and Q2 is ON and the diode D1 is forward biased and D2 is reversed biased. Thus L1 discharges to the capacitor C1. The governing equations of mode 2 can be described by:

\[
\frac{di_{L1}}{dt} = \frac{V_5}{L1} \tag{19}
\]

\[
\frac{di_{L2}}{dt} = \frac{V_5}{L2} \tag{20}
\]

\[
\frac{dV_o}{dt} = \frac{i_{L1}}{C} \frac{V_o}{RC} \tag{21}
\]

The state space parameters for mode 2 are given by,
5.1.3 Mode 3: Q1 ON, and Q2 OFF

In the mode 3 operation, the transistors Q1 ON and Q2 OFF and diode D1 reverse biased and D2 forward biased. Thus L2 discharges to the capacitor C1. The equivalent circuit equations are derived as

\[
\frac{di_{L1}}{dt} = \frac{V_s}{L1} \tag{24}
\]

\[
\frac{di_{L2}}{dt} = \frac{V_s}{L2} \tag{25}
\]

\[
\frac{dV_o}{dt} = \frac{i_{L2}}{C} - \frac{V_o}{RC} \tag{26}
\]

The state space parameters for mode 3 are given by,

\[
A3 = \begin{bmatrix} 0 & 0 & 1/L1 \\ 0 & 0 & 1/L2 \\ 0 & -1/C & -1/RC \end{bmatrix} \tag{27}
\]

\[
B3 = \begin{bmatrix} 1/L1 \\ 0 \\ 0 \end{bmatrix} \tag{28}
\]

5.1.4 Mode 4: Q1 OFF and Q2 OFF

Finally, during the mode 4 operation, the transistors Q1 and Q2 are OFF and the diodes D1 and D2 are forward biased. Thus both the inductors L1 and L2 discharges to the capacitor C1. The equations of mode 4 are

\[
\frac{di_{L1}}{dt} = \frac{V_0}{L1} \tag{29}
\]

\[
\frac{di_{L2}}{dt} = \frac{V_0}{L2} \tag{30}
\]

\[
\frac{dV_o}{dt} = \frac{i_{L1}}{C} + \frac{i_{L2}}{C} - \frac{V_o}{RC} \tag{31}
\]

The state space parameters for mode 4 are given by,

\[
A4 = \begin{bmatrix} 0 & 0 & 1/L1 \\ 0 & 0 & 1/L2 \\ -1/C & -1/C & -1/RC \end{bmatrix} \tag{32}
\]

\[
B4 = \begin{bmatrix} d1 + d2/L1 \\ d1 + d2/L2 \\ 0 \end{bmatrix} \tag{33}
\]

Thus the state space equation for the entire system is given by,

\[A = A1*d1 + A2*d2 + A3*d3 + A4*d4 \tag{34}\]

Therefore,
Similarly,

\[ B = B_1 \cdot d_1 + B_2 \cdot d_2 + B_3 \cdot d_3 + B_4 \cdot d_4 \]  

(35)

And,

\[ C = \begin{bmatrix} 0 & 0 & 1 \end{bmatrix}; \quad D = [0] \]

Thus the state space model is given by,

\[ X' = AX + BU; \quad \text{and} \quad Y = CX + DU. \]

Where,

\[ X = \begin{bmatrix} i_{L_1} \\ i_{L_2} \\ V_o \end{bmatrix} \]  

(37)

\[ X' = \frac{dX}{dt} = \begin{bmatrix} i'_{L_1} \\ i'_{L_2} \\ V'_o \end{bmatrix} \]  

(38)

The step response of the transfer function is given below. The Characteristics equation is given by,

\[ 1 + G(s) \cdot H(s) = 0 \]  

(40)

Now, by using Routh stability criterion and Ziger Nicolas chart the values of proportional, Integral and Differential gains are determined which are given by,

\[ K_p = 1; \quad K_i = 7 \times 10^{10}; \quad K_d = 1 \times 10^{6} \]

Thus from the above response the system seems to be stable at an settling time of 1.6 feta secs.

7. SIMULATION AND RESULTS OF CLOSED LOOP PID CONTROLLED INTERLEAVED BUCK-BOOST CONVERTER

The calculated values are simulated using SIMULINK and the result are shown,
The above figure shows the SIMULINK diagram of PID closed loop simulation the results of the simulations are shown below.

**Fig 13. SIMULINK diagram of PID Controller**

The above figure shows the SIMULINK diagram of PID closed loop simulation the results of the simulations are shown below.

**Fig 14. Output Boost Configuration**

The above figure shows the output when the reference is 15V which is the boost configuration.

**Fig 15. Output Buck Configuration**

The above figure shows the output when the reference is 5V which is the buck configuration.

7. **HARDWARE IMPLEMENTATION**

This project deals with the Open loop Configuration of Interleaved Buck-Boost Converter alone for hardware implementation. For the hardware the converter prototype is designed for 1Watt. The corresponding PCB (Printed Circuit Board) are fabricated which involves the following components:

1. Mosfet-2 Pieces-IRF840  
2. Inductor 1.5H-2 Pieces  
3. Capacitor 10µF-1 Piece  
4. Mosfet Driver IC- TLP250- 2 Pieces  
5. 

The Mosfet Driver is used to amplify the gate pulse voltage to the Mosfet threshold needs by push pull amplification.

The schematic of TLP250 is shown below.

**Fig 16. Schematic of TLP250 Mosfet driver**

It should be noted that the Vcc must be between 12V to 20V which is the operating range of the driver. A capacitor is connected across the supply pins to filter the ripples in the supply. Pins 2 and 3 forms the input and Pin 6 is the output pin which is connected to the gate of the mosfet. The hardware is implemented and the results are shown below.

**Fig 17. Boost operation 60% duty cycle**
Fig 18. Buck operation 40% duty cycle

REFERENCES


[9] Suman Dwari, Student Member, IEEE, and Leila Parsa, Member, An Efficient High-Step-Up Interleaved DC–DC Converter With a Common Active ClampIEEE, IEEE TRANSACTIONS ON POWER ELECTRONICS, VOL. 26, NO. 1, JANUARY 2011


